This paper describes analysis and design procedure of an interleaved, self-oscillating resonant SEPIC converter, suitable for operation at very high frequencies (VHF) ranging from 30 MHz to 300 MHz. The presented circuit consists of two resonant SEPIC DC-DC converters, and a capacitive interconnection network between the switches which provides self-oscillating and interleaved operation. A design approach to ensure zero voltage switching (ZVS) condition of the MOSFET devices is provided. To verify the proposed method, an 11 W, 50 MHz prototype was built using low-cost VDMOS devices and experimental results are presented. Peak achieved efficiency was 87%.
Introduction
A constant drive for miniaturization of power converters inevitably leads to increase of converter switching frequency. Reactive components scale down in both physical size and value, which permits use of power converters in applications with severe size constraints. This is especially beneficial regarding magnetic components, as they are typically the biggest contributors to the size of power converters. Inductance values required for operation at very high frequencies could easily be achieved with air core inductors, eliminating core loss entirely. For operation above 30 MHz, requirements for EMI filtering are significantly relaxed: EMI filters could be reduced to a few SMD components, or removed completely from a design. For some applications, for example LED drives, it is also beneficial if the power converter does not require electrolytic capacitors for voltage/current filtering, as they might limit the lifetime of LED lamps.
High switching frequencies impose new design challenges as well. With exception of very low power and voltage levels, hard-switched converters are unsuitable for operation at frequencies above a few MHz due to prohibitively large switching losses [1] . Generating signals for high-side switches is very difficult [2] , which further limits topology selection, except in low-voltage converters [3] . Losses are further increased if hard gating is employed, which is exclusively the case for commercial DC-DC converters today. To work around these problems, resonant converter topologies need to be considered in order to minimize or eliminate some of the switching loss mechanisms. Resonant [4] [5] [6] or multiresonant [1, 7] gate driving techniques need to be employed as well, thereby reducing the gating loss by recovering portion of the energy from the gate capacitances. Since there are no gate driver solutions intended for operation above 30 MHz currently available on the market, gate drivers for VHF converters are typically developed using discrete components.
This paper presents a recently developed technique to achieve interleaved, self-oscillating operation of two resonant converters, suitable for power conversion at frequencies in VHF (30 MHz -300 MHz) range, and a design procedure for a step-down resonant SEPIC converter utilizing aforementioned technique. A general structure of the proposed converter, as well as the interconnection network which provides self-oscillating behavior and interleaved operation, are described. Design procedure for the proposed converter is provided. Finally, experimental results of an 11 W, 50 MHz prototype are presented.
Proposed Converter Fig. 1 shows the proposed converter topology. Two resonant SEPIC converters [7] , as shown in Fig. 2 , are coupled via capacitive interconnection network, which provides gate signal generation for driving the MOSFET devices. The circuit is symmetrical, and the gate voltages are in phase with the drain voltages of opposing MOSFETs due to capacitive voltage dividers; thus providing interleaved operation. Typical voltage waveforms of the interleaved resonant SEPIC converter are shown in Fig. 3 .
This section is organized as follows:
• topology and properties of the resonant SEPIC converter • the interleaved converter topology • the interconnection gate drive network • converter startup
Resonant SEPIC Converter
Compared to the class E converter [4, 8] , which has bulky input and output inductances, in resonant SEPIC converter topology all reactive components are part of the resonant tank and therefore are small in value. Furthermore, fewer inductors are necessary, as well as lower component count in general [?] . This is particularly important if we have in mind that at RF frequencies inductors typically have low Q factors due to skin and proximity effects, which increase conduction losses.
Due to presence of 5 resonant elements and 2 switching devices, even with ideal components the circuit in Fig. 2 is very difficult to describe analytically [7] . The situation is complicated even further due to nonlinearity of the parasitic capacitances of the semiconductor devices. To accurately predict the behavior of the circuit, a simulation program and precise component models are required.
It was observed that not all reactive elements are necessary for the correct circuit operation, although they will certainly appear in a physical prototype. The absolute minimum requirements are two inductors and two capacitors, either C DS and C I , or C R and C I . In Fig. 4 the 4-element resonant network seen from the drain terminal is shown, as well as two 3-element simplified networks; note that L I is excluded since it remains the same in all three configurations. With the appropriate components choice, these networks may have exactly the same input impedance at all frequencies, which is the impedance seen by the drain terminals of the MOSFETs. Therefore, in the design process of the proposed interleaved converter, one of the 3-element networks can be used instead, thus reducing the number of unknowns in the design by one. The transformation between the networks in Fig. 4 is given in Table I . Capacitances and inductances are normalized with respect to C I,1 and L R, 1 . n and k are the capacitance ratios C DS,1 /C I,1 and C DS /C I,1 , respectively. Note that k must always be less than or equal to n. This transformation affects the output impedance of the network, which means that the output voltage and current have to be scaled as well in order to obtain identical circuit behavior. For example, if the 3-element network 1 is transformed into the 3-element network 2, output impedance is scaled down by a factor of (1 + n) 2 ; equivalently, the output current is increased 1 + n times, and the output voltage is decreased by the same factor.
Interleaved Resonant SEPIC Converter
In the case of the proposed converter from Fig. 1 , it was found that the resonant/switching frequency may be approximately determined from:
Capacitance C DS,eq is defined as the equivalent drain to source capacitance:
The exact value of f S also depends on duty cycle of the switch and the diode, which are not easy to predict -especially if nonlinear capacitances of the semiconductor components are taken into account. Nonetheless, equation (1) is a good starting point for the design procedure; reactive elements could be scaled up or down in order to adjust for desired output power or frequency. For example, increase in circuit capacitances N times would result with a converter with √ N lower switching frequency and √ N higher power output. If capacitances are scaled up and inductances are scaled down by the same factor, 
the switching frequency would remain the same and the power output would increase N times.
As it was observed in [7] , the waveforms do not deviate significantly with change of voltage transformation ratio M, and this also holds true for the interleaved self-oscillating SEPIC converter. This property is very useful, since it allows easy change of specifications with only minor adjustments to the converter components.
Interconnection Network
Several gate drive techniques are described in the literature, and in that sense RF DC-DC converters may be separated into two major groups: oscillator-driven [1, 2, 5, 7] and self-oscillating converters [4, 6] .
The interconnection network from the drain of S 2 to the gate of S 1 is shown in Fig. 5 . C 1 and C 2 , together with the gate capacitance of the MOSFET C GS , form a capacitive voltage divider, thus generating the signal for driving the other switch. Gate resistors R B1 and R B2 provide biasing for the MOSFET gates. During the converter startup, R B1 and R B2 form R − C time constants with the gate capacitances of S 1 and S 2 . In order to reduce the startup time, these time constants should be different, or alternatively, independent bias voltages should be used.
If resistance R G is small compared to impedance of the MOSFET input capacitance C ISS (which is usually the case), then the gate voltage v GS is approximately given as:
The first term in (3) represents feedback from the drain voltage of the opposing MOSFET. The second term is due to parasitic capacitance C GD and is undesirable. The operation point of the switch in the OFFstate might shift into the saturation region and produce significant losses, which also shortens the switch lifetime or, in more severe cases, the switching device may be destroyed. Therefore, it is recommended to use switches with small C GD capacitance in the design, and the feedback network needs to provide enough gain in the primary feedback. This is done by appropriate sizing of C 1 and C 2 . Additional benefit of having nonzero C 2 in the circuit which helps suppressing parasitic high frequency oscillations on the gate, which may appear due to stray inductances in the circuit. However, increase of C 1 and C 2 is limited by ZVS condition. C I needs to be at least two times larger than C DS,eq in order to achieve ZVS operation.
There are some drawbacks to this technique. In order to obtain circuit symmetry at VHF frequencies, layout needs to be symmetrical and the circuit components should have low tolerances. Since there is a purely capacitive signal path from drain to gate terminals, any parasitic inductance in the circuit might introduce ringing in the gate voltage waveforms. As well as in [6] , this self-oscillating scheme shows lower dependency of output power with the bias voltage compared to [9] . Therefore it is reasonable to consider burst-mode control scheme [1, 5, 7, 10] for the proposed converter, which is a subject of further research.
Converter Startup
Start-up of the circuit is achieved by setting the gate bias voltage slightly above the MOSFET threshold voltage, so the switching devices enter saturation mode. A simplified AC equivalent of the inverter side is shown in Fig. 6 . The MOSFETs are modeled as voltage controlled current sources.
The loop formed by the MOSFETs and the capacitive voltage dividers is unstable; hence, amplitudes of the drain (and consequently, gate) voltages increase. This increase is bounded by the fact that the MOSFETs eventually start entering the ohmic region, thus limiting the effective gain in the loop. In the steady state, the MOSFETs do not enter saturation region.
Typical startup gate and drain waveforms are shown in Fig. 7 , as a response to a step change in V B at t = 0.2 μs. Until the oscillations start, the response of the gate voltages is described completely by time constant τ G defined as
and ends when the MOSFETs enter saturation. For the circuit in Fig. 6 to be unstable, the following condition has to be satisfied:
where Q is the Q-factor of the resonant tank, Z 0 is the reactance of the inductors/capacitors at the resonant frequency, g m is the MOSFET transconductance, and x is the scaling factor of the capacitive voltage divider in (3). For a given switching frequency and power level, g m , Q, and Z 0 should be maximized in order to minimize the transient time.
Design Procedure
A method was proposed in [7] which relies on separate design of the inverter and rectifier stages. However, that procedure has been found unsuitable for the self-oscillating interleaved converter design. As it was discussed in the previous section, it is very difficult to determine the switching frequency a priori due to complexity of circuit operation. More importantly, it is not guaranteed that a converter designed to operate at a certain frequency might not operate at that particular frequency when used in the interleaved design. Therefore, a direct synthesis method is proposed in this section.
The design procedure starts from specifications for output power P OUT , switching frequency f S , and input voltage V IN . Required component values will be finally determined from the output power P OUT specification by scaling of the reactive components. At this stage of the design process, initial values for C R and L R are C R = 0 and L R = 1.5L I .
Capacitance C 1 is directly determined from (3):
where C 2 may be chosen arbitrarily as long as it does not yield high capacitance value for C 1 . For low voltage applications or when the C GS is large, C 2 may be omitted. The ratio between the SEPIC "flying" capacitance C I and equivalent drain to source capacitance C DS,eq is a limiting factor for ZVS operation; a good initial value for C I was found to be at least 2-3 C DS,eq . The transformation provided in Table I should be applied to include C R in the final design. After C I is selected, input inductance L I is determined from (1):
Inductor L R is then adjusted as necessary to reach ZVS operation. Impedance scaling is then applied to obtain desired frequency and output power.
The peak drain voltage V DS,max is expected to be around 3 times higher compared to V IN . Therefore, the MOSFET has to be chosen with a voltage rating higher than V DS,max .
Nonlinearities of the parasitic capacitances may influence the final result, and for that reason accurate modeling is beneficial. Nevertheless, even with the simple models of the transistors and diodes reasonable accuracy is obtainable. 
Experimental Results
Experimental setup was built to verify the proposed design procedure (see Fig. 8 ). The DC-DC converter specifications are as follows:
A complete list of components used is presented in Table II .
The MOSFET device to be used in the design needs to be able to withstand at least 3 times the input voltage. Therefore, 100 V rated devices were considered, and FDC8602 dual MOSFET from Fairchild Semiconductor was chosen since it offered a good balance between R DS,on and parasitic capacitances C ISS and C OSS . On the other hand, the downsides are the presence of the stray inductance and high thermal resistance of the package. Experimental voltage waveforms of the designed converter are provided in Fig. 9 . Note the high-frequency ringing due to finitely small inductances of the component packages and PCB traces.
The circuit shows little tolerance to non-symmetry, therefore direct measurements with a 9.5 pF oscilloscope probe would disturb the operation of the converter, especially of v D and v R nodes. The measurements of these nodes were obtained through 2.7 pF capacitance instead (see Fig. 10 ), which gives the scaling factor of 0.22 and removes the DC component from the waveform. With input voltage of 24 V, expected peak voltage across the MOSFETs should be around 72 V. In Fig. 9a , peak-to-peak v DS voltages are 15 V. This gives V DS,max of 68 V which matches well with expectations.
v GS was designed to have 10 V peak-to-peak value. In Fig. 9b the direct measurement is provided, and it can be observed that the amplitude is close to 8 V, indicating the influence of the probe capacitance. Measured switching frequency was 48.7 MHz when the probe was connected to the board via 2.7 pF capacitor. The frequency is 5 % off the target value, which is accredited mainly to the simplicity of the model and equation (1) . 
Conclusion and Future Work
This paper presents a gate driving scheme which provides self-oscillating and interleaved operation of two resonant SEPIC converters. The only components of the gate drive which do not belong to the converter topology are two capacitors and two biasing resistors. These components are typically small in size, which makes this gate drive method very component and space efficient. A design procedure for the interleaved SEPIC converter has been proposed, and experimental results have verified its effectiveness. A 50-MHz, 11 W converter has been designed and implemented, using only low-cost diodes and VDMOS switches. The peak achieved efficiency was 87%.
